



manufacturing	transistor count	die size
0.80µm	3.1M	294 mm ²
0.18µm	42M	217 mm ²
45 nm	731M	263 mm ²
32 nm	2270M	434 mm ²
22 nm	5560M	661 mm ²
14 nm	7200M	456 mm ²
10 nm	~20000M	1600 mm ²
	0.80µm 0.18µm 45 nm 32 nm 22 nm 14 nm	nmodes utansisti count 0.80μm 3.1M 0.18μm 42M 45 nm 731M 32 nm 2270M 22 nm 5560M 14 nm 7200M






Instruction sets

- Instructions to tell the hardware what to do.
- Brief overview of instructions before we dive deeper into the hardware.

TUDelft




CISC

• **Definition**: Pronounced "sisk" and standing for Complex Instruction Set Computer, is a Microprocessor Architecture that aims at achieving complex operations with single instructions and favors the richness of the instruction set (typically as many as 200 unique instructions) over the speed with which individual instructions are executed.

Why should I know about CISC?

- Today's computers still use processors which are based on CISC designs
- It has been a prominent architecture since 1978 (x86)
 - x86_64: 64 bit version of the x86 instruction set

Computer Architecture & Design (6200)




RISC

- RISC Reduced Instruction Set Computer
 - The idea: simple instructions enable fast hardware
 - load-store architecture
- Characteristic
 - A small instruction set, with only a few instructions formats
 - Simple instructions
 - execute simple tasks
 - Most of them require a single cycle (with pipeline)
- ALU operations on registers only
 - Memory is accessed using Load and Store instructions only
 - Many orthogonal registers
- Fixed length instructions
- Examples: MIPS[™], Sparc[™], Alpha[™], Power[™]

TUDelft


24




Operations: MULT 2:3, 5:2 Operations: • Loads the two operands into separate registers • Multiplies the operands in the execution unit • Then stores the product in the some temporary register • Stores value back to memory location 2:3


• MULT is what is known as a "complex instruction."


- · Operates directly on the computer's memory banks
- Does not require the programmer to explicitly call any loading or storing functions.
- closely resembles a command in a higher level language.
 e.g. a 'C' statement "a = a * b."





T	he R	ISC Appr	roach
	uctions : N N ULT N 2:3	A, 2:3 B, 5:2 A, B A	 Operations: Load operand1 into register A Load operand2 into register B Multiply the operands in the execution unit and store result in A Store value of A back to memory location 2:3
 Cani Require RISC 	not Operat uires the p	te directly on the comp programmer to explicit	s a "Reduced Instructions." outer's memory banks y call any loading or storing functions. tructions that can be executed within one
4 /28/2008	elft		- 11
















ALU

- performs arithmetic and logical functions
- works on integers

- add, subtract, multiply, divide, complement, shift...etc.
- function performed is determined by the control signals received
- will have input and output latches to hold operands and results






Control Unit



- provides control signals necessary to control the hardware of the CPU
- control signals are needed to control functions of various hardware units and to direct the flow of information within the CPU.
- Directs the operation of the processor: It tells the computer's memory, arithmetic/logic unit and input and output devices how to respond to a program's instructions



The Fetch-Execute Cycle


control unit	arithmetic / logic unit execute
RAI fetch	(store)

40


- The steps that the **control unit** carries out in executing a program are:
- $\left(1\right)$ Fetch the next instruction to be executed from memory.
- (2) Decode the opcode.
- (3) Read operand(s) from main memory, if any.
- (4) Execute the instruction and store results.
- (5) Go to step 1.


This is known as the **fetch-execute** cycle.

TUDelft












- capable of transmitting one entire word in parallel
- will consist of one word length of 'wires' or data paths
- the CPU will have multiple buses to improve the information transfer options within the CPU to maximize the flexibility and parallelism of the system
- **T**UDelft










• Word line selects cell for reading or writing


To write, the bit line is charged with logic 1 or 0


To read, sensitive amplifier circuits detect small changes in bit line.














RAM Latency: "tCAS-tRCD-tRP-tRAS"

tCAS

The number of clock cycles needed to access a certain column of Data in SDRAM. CAS Latency, or simply CAS, is known as Column Address Strobe Latency, sometimes referred to as tCL.

tRCD (RAS to CAS Delay)

The number of Clock cycles needed between a Row Address Strobe (RAS) and a CAS. It is the time required between the computer defining the row and column of the given memory block and the actual read or write to that location. Stands for Row address to Column address Delay. tRP (RAS Precharge)

The number of clock cycles needed to terminate access to an open row of memory, and open access to the next row. Stands for Row precharge time.

tRAS

The minimum number of clock cycles needed to access a certain row of data in RAM between the data request and the precharge command. Known as Active to Precharge Delay.

RAM speeds are given by the four numbers above. So, for example, latency values given as 2.5-3-3-8 would indicate tCAS=2.5, tRCD=3, tRP=3, tRAS=8. (Note that 0.5 values of latency (such as 2.5) are only possible in Double data rate RAM, where two parts of each clock cycle are used)

TUDelft


Latency


- Memory latency is traditionally quoted using two measures:
 - **access time** is the time between when a read is requested and when the desired word arrives
 - cycle time is the minimum time between requests

Cycle time is greater than access time because the memory needs the address lines to be stable between accesses.

53


TUDelft











• 64-bit wide data path (72 bit with parity)
 • Single sided: 9 chips, each with 8 bit data bus
 • 512 Mbit / chip × 8 chips → 512 Mbyte per DIMM
 • Dual sided: 18 chips, each with 4 bit data bus
 • 256 Mbit / chip × 16 chips → 512 Mbyte per DIMM














Memory latency over generations

	PC	-3200 ((DDR-40	00) PC2-6400 (DDR2-800)			PC3-12800 (DDR3-1600)					
	Турі	cal	Fa	st	Typical Fast		ıst T		pical	Fast		
	cycles	time	cycles	time	cycles	time	cycles	time	cycles	time	cycles	time
t _{CL}	3	15 ns	2	10 ns	5	12.5 ns	4	10 ns	9	11.25 ns	8	10 ns
t _{RCD}	4	20 ns	2	10 ns	5	12.5 ns	4	10 ns	9	11.25 ns	8	10 ns
t _{RP}	4	20 ns	2	10 ns	5	12.5 ns	4	10 ns	9	11.25 ns	8	10 ns
t _{RAS}	8	40 ns	5	25 ns	16	40 ns	12	30 ns	27	33.75 ns	24	30 ns


- It is worth noting that the latency improvement over 11 years is not that large. However, the DDR3 memory does achieve 32 times higher bandwidth.
- http://en.wikipedia.org/wiki/Dynamic_random_access_memory
- **TU**Delft

62

Limits on DRAM performance

- Read cycle time, the time between successive read operations. This time decreased from 10 ns for 100 MHz SDRAM to 5 ns for DDR-400, but has remained relatively unchanged through DDR2-800 and DDR3-1600 generations. However, the achievable bandwidth has increased rapidly.
- Another limit is the CAS latency, the time between supplying a column address and receiving the corresponding data. Again, this has remained relatively constant at 10–15 ns through the last few generations of DDR SDRAM.
- The benefits of SDRAM's internal buffering come from its ability to interleave operations to multiple banks of memory, thereby increasing effective bandwidth.

```
TUDelft
```



SRAM – Static RAM

- True random access
- · High speed, low density, high power
- No refresh
- Address not multiplexed

DDR SRAM


- 2 READs or 2 WRITEs per clock
- Common or Separate I/O
- DDRII: 200MHz to 333MHz Operation; Density: 18/36/72Mb+

QDR SRAM

- Two separate DDR ports: one read and one write
- One DDR address bus: alternating between the read address and the write address
- QDRII: 250MHz to 333MHz Operation; Density: 18/36/72Mb+

67

TUDelft



Summary Random Access Memory

• Dynamic RAM (DRAM)

- Each bit is stored in a capacitor
- Uses one capacitor and one transistor per bit
- Slower, but takes up less space in a chip
- Must be refreshed periodically (milliseconds), since the capacitor leaks
- Static RAM (SRAM)
 - Each bit is stored in a type of flip-flop
 - Typically takes four or six transistors per bit
 - Faster, but takes up more space in a chip
 - Retains information as long as power is supplied
 - equal access time.

TUDelft

SRAM v	s. DRAM	
	DRAM – Dynamic RAM	SRAM – Static RAM
Refresh	Regular refresh (~1% time)	No refresh needed
Address	Address muxed: row+ column	Address not multiplexed
Access	Not true "Random Access"	True "Random Access"
density	High (1 Transistor/bit)	Low (6 Transistor/bit)
Power	low	high
Speed	slow	fast
Price/bit	low	high
Typical usage	Main memory	cache
Ť UDelft		69


Technology Trends


- Improvements in technology (smaller devices) => DRAM capacities double every two years
- Time to read data out of the array improves by only 5% every year
 => high memory latency (also called the memory wall!)
- \bullet Time to read data out of the column decoder improves by 10% every year


71


=> influences bandwidth


tUDelft











How to increase memory Bandwidth and Latency?

- By increasing the memory width (number of memory chips and the connecting bus), more bytes can be transferred together – increases cost
- Interleaved memory since the memory is composed of many chips, multiple operations can happen at the same time – a single address is fed to multiple chips, allowing to read sequential words in parallel
- most increases have already been used and tried...., still a memory bottleneck due to latency;.... MEMORY WALL
- How is memory used in a program?

tuDelft

Observation: Principle of Locality


- Programs tend to reuse data and instructions they have used recently.
- A widely held rule of thumb is that a program spends **90**% of its execution time in only **10**% of the code. An implication of locality is that we can predict with reasonable accuracy what instructions and data a program will use in the near future based on its accesses in the recent past.


Two different types of locality have been observed:

- **Temporal** locality states that recently accessed items are likely to be accessed in the near future.
- **Spatial** locality says that items whose addresses are near one another tend to be referenced close together in time.

77









Using Locality by Caching

 main memory latency (which affects the cache miss penalty) is the primary concern of the cache, while main memory bandwidth is the primary concern of multiprocessors and I/O.

it is generally easier to improve memory bandwidth with new organizations than it is to reduce latency.

TUDelft







Block #


offset





TUDelft




















































Direct mapped caches - Trashing A well known side-effect of this design: data elements that are soon needed are overwritten (trashing) Especially when multiple arrays are involved direct mapping can become very inefficient Often the only remedy is to modify the memory mapping, but this can be non-trivial There is a solution....












Direct Mapped Cache: The simplest way to allocate the cache to the system memory is to determine how many cache lines there are (16,384 in our example) and just chop the system memory into the same number of chunks. Then each chunk gets the use of one cache line. This is called *direct mapping*. So if we have 64 MB of main memory addresses, each cache line would be shared by 4,096 memory addresses (64 M divided by 16 K).

- Fully Associative Cache: Instead of hard-allocating cache lines to particular memory locations, it is possible to
 design the cache so that any line can store the contents of any memory location. This is called *fully associative
 mapping*.
- N-Way Set Associative Cache: "N" here is a number, typically 2, 4, 8 etc. This is a compromise between the
 direct mapped and fully associative designs. In this case the cache is broken into sets where each set contains "N"
 cache lines, let's say 4. Then, each memory address is assigned a set, and can be cached in any one of those 4
 locations within the set that it is assigned to. In other words, within each set the cache is associative, and thus the
 name.

This design means that there are "N" possible places that a given memory location may be in the cache. The tradeoff is that there are "N" times as many memory locations competing for the same "N" lines in the set. Let's suppose in our example that we are using a 4-way set associative cache. So instead of a single block of 16,384 lines, we have 4,096 sets with 4 lines in each. Each of these sets is shared by 16,384 memory addresses (64 M divided by 4 K) instead of 4,096 addresses as in the case of the direct mapped cache. So there is more to share (4 lines instead of 1) but more addresses sharing it (16,384 instead of 4,096).











Cache Mapping

Cache Type	Hit Ratio	Search Speed
Direct Mapped	Good	Best
Fully Associative	Best	Moderate
N-way Set Associative (N>1)	Very Good Better as N increases	Good Worse as N increases
Delft		108










Cache Summary - hit/miss

- Cache Hit
 - Item is found in the cache
 - CPU continues at full speed
 - Need to verify valid and tag match
- Cache Miss
 - Item must be retrieved from memory
 - Whole Cache line is retrieved
 - CPU stalls for memory access

tuDelft




L1 cache hit rate
Registers 1 KB 1 cycleL1 data or instruction Cache 128 KB 1 cyclesL2 cache 6 MB 10 cycles
CPU Load data 100 times 100% hit rate in L1: 100 cycles 99% hit rate in L1: 109 cycles 9% slower 95% hit rate in L1: 145 cycles 45% slower
TUDelft 114

Tolerating Miss Penalty

- Out of order execution: can do other useful work while waiting for the miss – can have multiple cache misses
 – cache controller has to keep track of multiple outstanding misses (non-blocking cache)
- Hardware and software prefetching into prefetch buffers

 aggressive prefetching can increase contention for buses


Those techniques will be discussed later today.





One More Thing.... about memory


119


tUDelft














The TLB cache


- In a virtual memory based system, the **virtual address** needs to be translated to a **physical address** by the kernel.
- This address translation is typically a costly operation
- Therefore translations are:
 - Performed on a virtual memory page basis
 - Buffered in a cache (with the hope to re-use them)
- This cache is often called Translation Lookaside Buffer or TLB for short


tuDelft





























<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

Out of Order Execution

- Make use of cycles that would otherwise be wasted by a certain type of costly delay. Most modern CPU designs include support for out of order execution.
- The key concept of OoO processing is to allow the processor to avoid a class of stalls that occur when the data needed to perform an operation are unavailable.

TUDelft

Out of Order

1.Instruction fetch

2.Instruction dispatch to an instruction queue (also called instruction buffer or reservation stations).

3. The instruction waits in the queue until its input operands are available. The instruction is allowed to leave the queue before earlier, older instructions.

4. The instruction is issued to the appropriate functional unit and executed.

5.The results are queued.

6.Only after all older instructions have their results written back to the register file, then this result is written back to the register file. This is called the graduation or retire stage.

rúDelft

139

137

In Order


1.Instruction fetch.


2.If input operands are available (in registers for instance), the instruction is dispatched to the appropriate functional unit. If one or more operands is unavailable during the current clock cycle (generally because they are being fetched from memory), the processor stalls until they are available.


3. The instruction is executed by the appropriate functional unit.


4. The functional unit writes the results back to the register file.


TUDelft


















tuDelft










TUDelft





Pipeline hazards


- Pipelining introduces an extra layer of complexity than can lead to other problems (called pipeline hazards). Some of the hazards can be solved by adding additional hardware.
- This is for specialist in hardware design and we will not discuss this in much detail.


tuDelft


151






















Hyper-threading (HT) Technology • HT is SMT • Makes a single processor appear as 2 <i>logical processors = threads</i>
 Each thread keeps a its own architectural state General-purpose registers Control and machine state registers
 Each thread has its own interrupt controller Interrupts sent to a specific logical processor are handled only by it
 OS views logical processors (threads) as physical processors Schedule threads to logical processors as in a multiprocessor system
 From a micro-architecture perspective Thread share a single set of physical resources caches, execution units, branch predictors, control logic, and buses
fuDelft 160












Prefetching


- Instruction Prefetching
 - On a cache miss, prefetch sequential cache lines into stream buffers


- Branch predictor directed prefetching
 - Let branch predictor run ahead
- Data Prefetching predict future data accesses
 - Next sequential
 - Stride
 - General pattern
- Software Prefetching
 - Special prefetching instructions
- Prefetching relies on extra memory bandwidth
 - Otherwise it slows down demand fetches
- difficult to do prefectching correct as a programmer



Multi-Threading story will be continued	
TUDelft 166	










Loop Example for (i=1000; i>0; i--) Source code x[i] = x[i] + s;Loop: L.D F0, 0(R1) ; F0 = array element ADD.D F4, F0, F2 ; add scalar F4, 0(R1) S.D ; store result Assembly code DADDUI R1, R1,#-8 ; decrement address pointer R1. R2. Loop : branch if R1 != R2 BNE S.D L.D ADD.D DADDUI BNE

170








Loop:	L.D F0, 0(1 ADD.D F4, F0 S.D F4, 0(L.D F6, -8, ADD.D F8, F6 S.D F8, -8 L.D F10, -1 ADD.D F12, - L.D F14, - ADD.D F12, - L.D F14, - ADD.D F16, F S.D F16, - DADDUI R1, R BNE R1, R2	n, F2 R1) R1) 5, F2 R1) 6(R1) 10, F2 16(R1) 24(R1) 14, F2 24(R1)	
	ad: 2 instrs; We Il the above sch	ork: 12 instrs redule take to compl	ete?
TU Delft			175





Schedul	ed ar	id Unrolle	d Loop	
Loop:	L.D L.D	F0, 0(R1) F6, -8(R1)		
	L.D	F10,-16(R1)		
		F14, -24(R1)		
		F4, F0, F2		
		F8, F6, F2 F12, F10, F2		
		F16, F14, F2		
		F4, 0(R1)		
		F8, -8(R1)		
		R1, R1, #-32		
		F12, 16(R1) R1,R2, Loop		
	S.D	F16, 8(R1)		
L				
 Execution tir 	me: 14 cy	cles or 3.5 cycles	per original iteration	
TU Delft				176













AVX2 2014 SIMD Mode Scalar Mode A5 A4 A3 A2 A1 AO A A7 A6 + + в **B**3 B2 B1 **B6 B5 B4** BO = = A+B A7+B7 A6+B6 A5+B5 A4+B4 A3+B3 A2+B2 A1+B1 A0+B0 **t**UDelft 183


History of vector instructions

0	2203 - 3	width	Int.	SP	DP
1997	MMX	64	~		
1999	SSE	128	V	✔(ו	4)
2001	SSE2	128	~	~	✔(
2004	SSE3	128	~	~	~
2006	SSSE 3	128	~	~	~
2006	SSE 4.1	128	 ✓ 	~	~
2008	SSE 4.2	128	 	~	~
2011	AVX	256	~	✔(x	B) 🖌
2013	AVX2	256	 ✓ 	~	~
2019	AVX-512	512	 ✓ 	✔(X	16) 🗸 (
lft					182


<text><list-item><list-item><list-item><text>











Examples	
For (i=1000; i>0; i=i-1) x[i] = x[i] + s; No	dependences
For (i=1; i<=100; i=i+1) { A[i+1] = A[i] + C[i]; S1 B[i+1] = B[i] + A[i+1]; S2 }	S2 depends on S1 in the same iteration S1 depends on S1 from prev iteration S2 depends on S2 from prev iteration
For (i=1; i<=100; i=i+1) { A[i] = A[i] + B[i]; S1 B[i+1] = C[i] + D[i]; S2 }	S1 depends on S2 from prev iteration
For (i=1000; i>0; i=i-1) x[i] = x[i-3] + s; S1	S1 depends on S1 from 3 prev iterations Referred to as a recursion Dependence distance 3; limited parallelism
ŤU Delft	188























Solutions for cache coherence


- This is a general problem with multiprocessors, not limited just to multicore
- There exist many solution algorithms, coherence protocols, etc.
- A simple solution: *invalidation*-based protocol with *snooping*

TUDelft










The cache coherence problem


CREARE STRANDING STRATE CONTROL OF CONTROL O





Cache Coherence Protocols


- Directory-based: A single location (directory) keeps track of the sharing status of a block of memory
- Snooping: Every cache block is accompanied by the sharing status of that block – all cache controllers monitor the shared bus so they can update the sharing status of the block, if necessary
- Write-invalidate: a processor gains exclusive access of a block before writing by invalidating all other copies
- Write-update: when a processor writes, it updates other shared copies of that block


tuDelft











































A	MD	
	ft	220











FINDING THE OPTIMAL SOLUTION

Chiplet package architecture selection requires balancing a complex equation...












ARM: Advanced RISC Machines


- ARM only licenses its technology as intellectual property, rather than manufacturing its own CPUs.
- Companies making processors based on ARM's designs. Intel, Apple, Samsung, Texas Instruments, Analog Devices, Atmel, Freescale, Nvidia, Qualcomm, STMicroelectronics and Renesas have all licensed ARM technology.
- Design focussed on low power consumption and mainly used in handheld devices (also called phones).

tuDelft









Observation: More Processors per socket

233

235

- Intel IceLake: 2021, 36 cores
- AMD Rome: 2020, 64 cores, 8 modules
- IBM Power 10: 2021, 15 cores SMT=8
- Arm: 16+ cores

tuDelft

GP-GPU


• Use graphical processors for computational work

- enormous market (games) creates cheap products
- flops are cheap: communication is expensive

Nvidia

- first generation (G80)
 - just a graphical card which also runs some codes
- second generation (tesla, G200)
 - graphical card with floating point runs more codes
- third generation (fermi)
 - HPC card which can also do graphics very well
- fourth generation (kepler)
 - HPC card with cache

TUDelft



AMD story


Movie:


AMD Building Blocks- A Look Inside Your Personal Computer


http://amd-dev.wpengine.netdna-cdn.com/wordpress/media/2012/10/ HSA_TIRIAS_Whitepaper_Final_1-28-14.pdf


tUDelft

GPU	CPU
simple architecture	complex architecture
many cores > 1000	a few cores 12-64
energy efficient flops per core	high energy flops per core
specialized computing	general computing
GDDR	DDR
n-order	out-of-order, superscalar
	branch prediction, SMT












Tesla Model	P4	P40	P100	P100	P100	V100	V100	V100	T4	A100	A100
Bus	PCI-E 3.0	PCI-E 3.0	PCI-E 3.0	PCI-E 3.0	SXM	HGX-1	PCI-E 3.0	SXM2	PCI-E 3.0	PCI-E 4.0	SXM4
GPU	GP104	GP102	GP100	GP100	GP100	GV100	GV100	GV100	TU104	GA100	GA100
FP32 Cores	2,560	3,840	3,584	3,584	3,584	5,120	5,120	5,120	2,560	6,912	6,912
FP64 Cores	640	960	1,792	1,792	1,792	2,560	2,560	2,560	-	3,456	3,456
Tensor Cores	-	-	-	-	-	640	640	640	320	432	432
Base Core Clock Speed	810 MHz	1,303 MHz	1,126 MHz	1,126 MHz	1,328 MHz	823 MHz	1,097 MHz	1,372 MHz	585 MHz	1,265 MHz	1,265 MHz
GPU Boost Clock Speed	1,063 MHz	1,531 MHz	1,303 MHz	1,303 MHz	1,480 MHz	918 MHz	1,224 MHz	1,530 MHz	1,590 MHz	1,410 MHz	1,410 MHz
SMs	20.0	30.0	56.0	56.0	56.0	80	80	80	40	108	108
Base FP16 Tensor Core FP16 ACC, Teraflops	-	-	-	-	-	•	•	•	•	•	•
Peak FP16 Tensor Core FP16 ACC, Teraflops	12	244		-	1	100.0	112.0	125.0	65.1	312/624	312/624
Base FP16 Tensor Core FP32 ACC, Teraflops	X2	120	22	<u> </u>	1.2	•	•	•		•	
Peak FP16 Tensor Core FP32 ACC. Teraflops			-	-		100.0	112.0	125.0	65.1	312/624	312/624
Base BF16 Tensor Core FP32 ACC, Teraflops	-	-	-		-	-	-	-	-		
Peak BF16 Tensor Core FP32 ACC. Teraflops	-	-	-	-	-	-		-	-	312/624	312/624
Base TF32 Tensor Core, Teraflops	-	-	-	-	-	-	-	-	-		
Peak TF32 Tensor Core, Teraflops		7-1	-	-	()	-	-	-	0-0	156/312	156/312
Base FP64 Tensor Core, Teraflops	-	741	-	-	-	-		-	-	•	
Peak FP64 Tensor Core, Teraflops	(12)	1-1	-10	-		-		-	622	19.5	19.5
Base INT8 Tensor Core, Teraops	122	120	27	L	12	120	12.07	-	100		*
Peak INT8 Tensor Core, Teraops			-	-		-		-		624/1248	624/1.248
Base INT4 Tensor Core, Teraops	-	-	-		-	-	-	-	-		*
Peak INT4 Tensor Core, Teraops	-	-	- 0	-	-	-		-	-	1.248/2.496	1248/2496
Base INT8, Teraops	16.6	40.0	-	-	-		•	•	•	-	-
Peak INT8, Teraops	21.8	47.0	-	-		50 2	56.0	62.8	130.0	-	-
Base INT4, Teraops	16.6	40.0	-	-	-	•		•	*	744	-
Peak INT4, Teraops	21.8	47.0		-	1	25.0	28.0	31.2	260.0	-	-
Base FP16, Teraflops		-	•		•				_	•	
Peak FP16, Teraflops	-		18.7	18.7	21.2	25.1	28.0	31.4	-	78.0	78.0
Base BF16, Teraflops		-	*	+			*				+
Peak BF16, Teraflops	-	- 1	18.7	18.7	21.2	12.5	14.0	15.6	-	39.0	39.0
Base FP32, Teraflops	•	•	*	+	•		*	*	•	*	+
Peak FP32, Teraflops	5.5	11.8	93	93	10.6	12.6	14.0	15.7	81	19.5	19.5
Base FP64, Teraflops	*	*		*	*		*	*	-	*	*
Peak FP64, Teraflops	0.2	0.4	4.7	4.7	5.3	6.2	7.00	7.80	0.25	9.70	9.70
Base INT32, Teraops	-	-	-	-	-	-	-	-	-		*
Peak INT32. Teraops			-	-		12.6	14.00	15.70		19.50	19.50
GDDR5 or GDDR6/HBM2 Memory	8 GB	24 GB	12 GB	16 GB	16 GB	16 GB	16/32 GB	16/32 GB	16 GB	40 GB	40 GB
Memory Clock Speed	30 GHz	3.6 GHz	703 MHz	703 MHz	703 MHz	877.5 MHz	877 5 MHz	877 5 MHz	1250 MHz	1 215 MHz	1 215 MHz
Memory Bandwidth		346 GB/sec					900 GB/sec				
Power Draw	50/75 W	250 W	250 W	250 W	300 W	150 W	250 W	300 W	70 W	400 W	400 W
* Base Teraops or Teraflops unknown	30,75 11	200 11	200 11	200 11	505 11	200 11	200 11	500 11		400 11	




Nvidia Ampere (2021) Threads: xxx Streaming Multiprocessor (SM) has 64 FP32 units There are 128 SM's Mixed floating point format 64, 32 and 16-bit FP, Tensor cores ... Memory 1000 GB/s of 16 / 32 GB HBM2 (High bandwidth Memory) NVLink: to directly access memory of another GPU or CPU 7 nm FinFET

Like investigent Gashie Table investigent Gashie Outputs Schelling (22) Minaska (3) Outputs (12) Minaska (3) Dispatch Unit (22 Minaska (3) Dispatch Unit (22 Minaska (3)) Register File (16, 304 x 32-bit) Register File (16, 304 x 32-bit) N123 NT23 NT23 NT23 NT23 NT24 Prediater Site (23 Minaska (23 Minaska (24 Minaska (
Dispatch Unit (12 thread(b) Dispatch Unit (12 thread(c)) Register File (16,344 x 32-bit) Register File (16,344 x 32-bit) http://dispatch/line(12 thread(c)) Register File (16,344 x 32-bit)
INT32 INT32 FP32 FP32 FP64
NT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP34 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP34 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP32 FP64 FP54 FP54
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP32 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP64 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP34 FP64
LDY LDY LDY LDY LDY LDY LDY LDY SFU ST ST S
L0 Instruction Cache
Warp Scheduler (32 thread/clk) Warp Scheduler (32 thread/clk)
Dispatch Unit (32 thread/clk) Dispatch Unit (32 thread/clk)
Register File (16,384 x 32-bit) Register File (16,384 x 32-bit)
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP34 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 INT32 FP32 FP34 FP64
INT32 INT32 FP32 FP32 FP64 TENSOR CORE INT32 INT32 FP32 FP32 FP64 TENSOR CORE
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP34 FP64
INT32 INT32 FP32 FP32 FP64 INT52 INT52 FP32 FP34 FP64
INT32 INT32 FP32 FP32 FP64 INT32 INT32 FP32 FP34 FP64
LDY LDY LDY LDY LDY LDY LDY LDY ST SFU
192KB L1 Data Cache / Shared Memory
Tex Tex Tex Tex





<section-header><list-item><list-item><list-item><list-item><list-item><list-item>




GPU instructions


tUDelft

• Single-Instruction Multiple-Threads (SIMT) model

- A single instruction is issued for a warp (thread-vector) at a time
 - NVIDIA GPU: warp = a vector of 32 threads
 - AMD GPU: wavefront = a vector ot 64 threads
 - warp = group of 32 threads that always execute same instructions simultaneously.

Programming







Intel's first answer to GPU's: MIC Intel[®] MIC Architecture: An Intel Co-Processor Architecture VECTOR IA CORE VECTOR IA CORE VECTOR IA CORE VECTOR IA CORE NTERPROCESSOR NETWORK COHEREN COHERE COHERENT COHEREN CACHE COHEREN INTERPROCESSOR NETWORK VECTOR VECTOR VECTOR VECTOR 16 (single) flops/cycle Many Integrated Cores, X86 based Knight Ferry: 32 cores at 1.2 GHz, linked via PCIe **T**UDelft 253

Programming Nvidia GPU's

ACCELERATED STANDARD LANGUAGES ISO C++, ISO Fortran	INCREMENTAL PORTABLE OPTIMIZATION OpenACC, OpenMP	PLATFORM SPECIALIZATION CUDA
<pre>std::transform(par, x, x+n, y, y, [=](float x, float y){ return y + a*x; });</pre>	<pre>#pragma acc data copy(x,y) { std::transform(par, x, x+n, y, y, [=](float x, float y) { return y + a*x;]);</pre>	
<pre>do concurrent (i = 1:n) y(i) = y(i) + a*x(i) enddo</pre>	<pre>} #pragma omp target data map(x,y) {</pre>	<pre>if (i < n) y[i] += a*x[i]; } int main(void) { cudaMamcpy(d x, x,); </pre>
<pre>import cunumeric as np def saxpy(a, x, y): y[:] += a*x</pre>	<pre>std::transform(par, x, x+n, y, y, [=](float x, float y){ return y + a*x;)); }</pre>	cudaMemopy(d_y, y,); saxpy<<<(N+255)/256,256>>>(); cudaMemopy(y, d_y,);



<text><text><text><text><text><text>





FPGA


- Field-programmable gate array
- Adjust the architecture to the needs of your algorithm
- Invented 1984
- Used heavily in embedded and real-time systems
- Occasionally Use in supercomputers like Cray XD1, SGI RASC, Convey, SRC computing
- Programmability!
- An overview can be found at: [http://en.wikipedia.org/wiki/Field-programmable_gate_array]


259


rúDelft























- Shrinking of transistor sizes: 250nm (1997) => 130nm (2002) => 65nm (2007) => 45nm (2009) => 32nm (2010) => 22 nm (2011/12) => 14 nm (2017/18) => 7 nm (2019/20)
- Transistor density increases by 35% per year and die size increases by 10-20% per year... more cores!


tUDelft


• Transistor speed improves linearly with size (complex equation involving: voltages, resistance's, capacitances, ...) and lead to clock speed improvements!
















































<section-header> Where are we headed and Why? Nodern trends: Clock speed improvements are not increasing power constraints already doing less work per stage Difficult to further optimize a single core for performance Multi-cores: each new processor generation will accommodate more cores Integrated of functionality on the die: nemory controller direct connect to other processor(s) PCI network interface chip (NIC)...







287

- Heat (too much of it and too hard to dissipate)
- Power Consumption (too high)
- Current leakage problems


• Future performance gains will come from


- Hyperthreading
- Multicore
- Cache


tUDelft

• This requires better and parallel software !











Power management on modern cores

- PM ensure that cores do not overheat and remain functional for a longer time.
- Modern processors (x86) tend to be power limited rather than frequency limited
- Different workloads (i.e., executed instruction sequences) will generate different amounts of power consumption in the processor. This can grow quite large.
- Current processors from AMD and Intel contain dedicated microcontrollers that administer power management.
- If changes in the operating scenario cause any one parameter to approach its limit, the controller must throttle the processor's performance to compensate. These adjustments can happen every millisecond.


291


TUDelft






TUDelft







/core						el Xeon Scalab									
						Turbo Freq (GHz)									
\$ 2,02	Platinum	60	40	80	2.3	3,4	2	\$	8,099	270	512	3		DDR4-3200	Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
															Yes
											64	3			Yes
											64	3			Yes
															Yes
				56							64				Yes
		42	28	56	2.0	3.1	2	S	1.894	205	64				Yes
\$ 81	Gold	24	16	32	2.9	3.5	2	S	1,300	185	64	3	11.2 GT/s	DDR4-3200	Yes
\$ 86	Gold	30	20	40	2.3	3.5	2	S	1,727	150	64	3	11.2 GT/s	DDR4-2993	Yes
S 60	Gold	39	26	52	2.2	3.4	2	S	1,555	185	64	3	11.2 GT/s	DDR4-2933	Yes
S 69	Gold	36	24	48	2.1	3.4	2	\$	1,667	165	512	3	11.2 GT/s	DDR4-2933	Yes
\$ 57	Gold	36	24	48	2.1	3,4	2	s	1,375	150	64	3	11.2 GT/s	DDR4-2667	Yes
53	Gold	36	24	48	2.1	3,4	2	S	1,273	165	64	3	11.2 GT/s	DDR4-2933	Yes
\$ 79	Gold	18	12	24	3.0	3.6	2	\$	950	150	64	3	11.2 GT/s	DDR4-2933	Yes
\$ 112	Gold	12	8	16	3.2	3.6	2	\$	895	140	64	3	11.2 GT/s	DDR4-2933	Yes
\$ 50	Silver	30	20	40	2.3	3.4	2	\$	1,002	150	8	2	10.4 GT/s	DDR4-2667	No
s 43	Silver	24	16	32	2.4	3.4	2	\$	694	135	8	2	10.4 GT/s	DDR4-2667	Yes
\$ 56	Silver	15	10	20	2.3	3.4	2	\$	555	105	8	2	10.4 GT/s	DDR4-2667	No
\$ 42	Silver	18	12	24	2.1	3.3	2		501	120	8	2	10.4 GT/s	DDR4-2667	No
5 63	Silver	12	8	16	2.8	3.6	2		501	105	8	2	10.4 GT/s	DDR4-2667	No
\$ 84		54	36	72	2.4	3.5	1	\$	3,027	225	64			DDR4-2933	Yes
\$ 81	Gold	48	32	64	2.3	3,4	1	\$	2,600	205	64			DDR4-3200	Yes
		36	24	48	2.4	3.6	1	S	1,450	185	64			DDR4-3200	Yes
	S 177 S 166 S 126 S 123 S 123 S 123 S 123 S 123 S 126 S 166 S 126 S 126 S 136 S 136 S 144 S 105 S 144 S 105 S 24 S 126 S 126 S 126 S 127 S 128 S 68 S 68 S 58 S 58 S 59 S 59 S 59 S 50 S 59 S 50 S 50	177 Platinum 138 Platinum 138 Platinum 138 Platinum 139 Platinum 132 Platinum 133 Platinum 136 Platinum 137 Platinum 138 Platinum 139 Platinum 130 Platinum 1310 Platinum 130 Platinum 1310 Platinum 1310 Platinum 1310 Platinum 132 Platinum 133 Platinum 134 Platinum 135 Platinum 136 Platinum 137 Platinum 138 Platinum	127 Peterinam 57 131 Peterinam 54 132 Peterinam 54 133 Peterinam 54 133 Peterinam 48 133 Peterinam 48 136 Peterinam 48 136 Order meterina 48 136 Gold 39 1310 Odd 48 136 Gold 39 1310 Odd 48 132 Second 36 1330 Gold 48 134 Odd 48 135 Gold 48 136 Gold 48 137 Gold 48 24 Gold 48 25 Gold 30 26 Gold 30 27 Gold 30 28 Gold 30 397 Gold 30 391	Diff Pattern S7 Pattern 126 Pattern S7 Pattern 121 Pattern S4 Pattern 123 Pattern K8 Pattern 123 Pattern K8 Pattern 126 Pattern K8 Pattern 121 Odd K8 Pattern 122 Odd K8 Pattern 122 Odd K8 Pattern 122 Odd K8 Pattern 121 Odd K8 Pattern 122 Odd K8 Pattern 122 Odd K8 Patt	b 10 94kinum 57 18 76 113 Patrium 57 18 76 113 Patrium 48 32 64 123 Patrium 48 32 64 132 Patrium 48 32 64 132 Patrium 48 32 64 130 Patrium 58 36 14 48 140 Cold 48 14 48 150 Cold 48 14 48 160 Cold 48 16 12	b 17 38 76 2.6 b 17.6 18.1 76 2.6 2.6 b 17.6 18.1 76 2.6 2.6 b 12.6 Platinum 54 36 77 2.4 b 12.3 Platinum 48 32 64 2.6 b 12.6 Platinum 48 32 64 2.6 12.6 Platinum 48 32 64 2.2 1.6 110.6 104 42 2.8 59 2.6 1.2 1.6 110.6 064 42 2.8 59 2.6 1.2 1.2 110.6 064 48 1.2 46 1.2 1.2 1.4 1.4 1.2 1.2 1.4 1.4 1.2 1.2 1.4 1.4 1.2 1.2 1.4 1.4 1.2 1.2 1.4 1.4 1.2 1.2 1.2 </td <td></td> <td></td> <td>bit 17 18 76 24 14 2 8 116 Platinum 97 18 76 24 14 2 8 116 Platinum 94 36 76 24 14 2 8 113 Platinum 48 32 64 2.6 34 2 8 123 Platinum 48 32 64 2.6 34 2 8 126 Platinum 48 32 64 2.2 3.4 2 8 136 Platinum 48 32 64 2.2 3.4 2 8 136 Platinum 48 32 64 3.5 2 8 1.4 2.6 3.5 2 8 130 Gold 42 28 65 2.2 3.5 2 8 8 1.4 2.4 3.5 2 8 3.5 2<td>3 3 7 38 76 2.6 7.7 2 5.77 136 Platimum 57 38 76 2.4 1.14 2 5.92 131 Platimum 54 36 77 2.4 1.14 2 5.92 132 Platimum 48 32 64 2.6 3.14 2 5.359 132 Platimum 48 32 64 2.6 3.14 2 5.359 136 Platimum 48 32 64 2.0 3.4 2 6.4 136 Platimum 48 32 64 2.0 3.4 2 6.4 136 Platimum 48 36 7.2 2.1 3.5 2 6.4 136 fodd 42 2.8 3.6 3.6 2 2 3.6 3.7 2 2 3.6 2 2 3.2 3.7 3.5</td><td>307 Platinum 97 38 76 2.6 9.7 2 5 6.7.4 200 131 166 Platinum 54 30 76 2.4 3.14 2 5 6.7.2 200 131 Platinum 54 30 72 2.4 3.5 2 5 3.500 230 132 Platinum 48 32 64 2.6 3.4 2 5 3.550 230 130 Platinum 48 32 64 2.0 3.4 2 5 3.650 2.0 3.65 1.6 4.046 2.0 3.4 2 5 3.65 1.6 2.5 3.50 2.0 3.5 3.0 2 5 3.00 2.0 3.5 3.0 2 3.0 2.5 3.5 2 3.0 2.0 3.0 2 3.0 2.0 3.0 2.0 3.0 2.0 3.0 2.0 3</td><td>5 17 18 76 1.6 1.7 2.8 5.6,74 270 512 111 166 Pletinum 57 18 76 2.4 14 2 5.6,741 270 512 131 Pletinum 57 18 76 2.4 1.8 2 5.6,741 270 512 131 Pletinum 48 12 64 2.6 1.4 2 5.950 260 64 120 Pletinum 48 12 64 2.2 1.4 2 5.950 260 64 120 Pletinum 48 12 64 2.2 1.4 2 5.458 205 64 110 Gold 18 76 1.6 6.6 2 5 1.46 2.0 1.4 2.5 1.468 205 64 110 Gold 48 12 1.4 1.4 2.4 1.4 2.5</td><td>b D7 Patterner D2 D2 D3 D2 D3 D2 D3 D2 D3 D3<td>5 17 18 76 1.6 1.7 2.5 6.7.8 2.0 5.0.7.7 13 10.207/r 116 Pletrum 57 8 76 2.4 3.4 2 8.6.7.8 200 51.2 3 11.207/r 131 Pletrum 57 8 77 2.4 3.4 2 8.6.7.92 200 64 3 11.207/r 132 Pletrum 48 32 64 2.6 3.4 2 8.4.590 200 64 3 11.207/r 120 Pletrum 48 32 64 2.2 3.4 2 8.4.590 200 64 3 11.207/r 130 Fletrum 48 32 64 2.2 1.4 2 8 4.560 64 3 11.207/r 130 Fletrum 48 36 72 2.6 3.2 2 4.45 2.6 3.2 3.450 2.6</td><td>5 17 18 76 16 17 25 6,74 200 512 3 11,2076 DoR+3200 166 Pletrum 57 8 76 24 14 2 5 6,74 200 512 3 11,2076 DoR+3200 131 Pletrum 4 36 77 24 13.4 2 5 6,702 200 64 3 11,2076 DoR+3200 123 Pletrum 48 32 64 2.6 3,40 2 5 3,500 200 64 3 11,2076 DoR+3200 120 Pletrum 48 32 64 2.0 3,404 2.05 3,404 2.05 13.1 13.10,476 DoR+3200 130 Fletrum 4.3 1.6 7.0 2.1 3.4 2.5 3,450 2.05 64 3 11.2076 DoR+3200 130 Godd 2.0 3.1</td></td></td>			bit 17 18 76 24 14 2 8 116 Platinum 97 18 76 24 14 2 8 116 Platinum 94 36 76 24 14 2 8 113 Platinum 48 32 64 2.6 34 2 8 123 Platinum 48 32 64 2.6 34 2 8 126 Platinum 48 32 64 2.2 3.4 2 8 136 Platinum 48 32 64 2.2 3.4 2 8 136 Platinum 48 32 64 3.5 2 8 1.4 2.6 3.5 2 8 130 Gold 42 28 65 2.2 3.5 2 8 8 1.4 2.4 3.5 2 8 3.5 2 <td>3 3 7 38 76 2.6 7.7 2 5.77 136 Platimum 57 38 76 2.4 1.14 2 5.92 131 Platimum 54 36 77 2.4 1.14 2 5.92 132 Platimum 48 32 64 2.6 3.14 2 5.359 132 Platimum 48 32 64 2.6 3.14 2 5.359 136 Platimum 48 32 64 2.0 3.4 2 6.4 136 Platimum 48 32 64 2.0 3.4 2 6.4 136 Platimum 48 36 7.2 2.1 3.5 2 6.4 136 fodd 42 2.8 3.6 3.6 2 2 3.6 3.7 2 2 3.6 2 2 3.2 3.7 3.5</td> <td>307 Platinum 97 38 76 2.6 9.7 2 5 6.7.4 200 131 166 Platinum 54 30 76 2.4 3.14 2 5 6.7.2 200 131 Platinum 54 30 72 2.4 3.5 2 5 3.500 230 132 Platinum 48 32 64 2.6 3.4 2 5 3.550 230 130 Platinum 48 32 64 2.0 3.4 2 5 3.650 2.0 3.65 1.6 4.046 2.0 3.4 2 5 3.65 1.6 2.5 3.50 2.0 3.5 3.0 2 5 3.00 2.0 3.5 3.0 2 3.0 2.5 3.5 2 3.0 2.0 3.0 2 3.0 2.0 3.0 2.0 3.0 2.0 3.0 2.0 3</td> <td>5 17 18 76 1.6 1.7 2.8 5.6,74 270 512 111 166 Pletinum 57 18 76 2.4 14 2 5.6,741 270 512 131 Pletinum 57 18 76 2.4 1.8 2 5.6,741 270 512 131 Pletinum 48 12 64 2.6 1.4 2 5.950 260 64 120 Pletinum 48 12 64 2.2 1.4 2 5.950 260 64 120 Pletinum 48 12 64 2.2 1.4 2 5.458 205 64 110 Gold 18 76 1.6 6.6 2 5 1.46 2.0 1.4 2.5 1.468 205 64 110 Gold 48 12 1.4 1.4 2.4 1.4 2.5</td> <td>b D7 Patterner D2 D2 D3 D2 D3 D2 D3 D2 D3 D3<td>5 17 18 76 1.6 1.7 2.5 6.7.8 2.0 5.0.7.7 13 10.207/r 116 Pletrum 57 8 76 2.4 3.4 2 8.6.7.8 200 51.2 3 11.207/r 131 Pletrum 57 8 77 2.4 3.4 2 8.6.7.92 200 64 3 11.207/r 132 Pletrum 48 32 64 2.6 3.4 2 8.4.590 200 64 3 11.207/r 120 Pletrum 48 32 64 2.2 3.4 2 8.4.590 200 64 3 11.207/r 130 Fletrum 48 32 64 2.2 1.4 2 8 4.560 64 3 11.207/r 130 Fletrum 48 36 72 2.6 3.2 2 4.45 2.6 3.2 3.450 2.6</td><td>5 17 18 76 16 17 25 6,74 200 512 3 11,2076 DoR+3200 166 Pletrum 57 8 76 24 14 2 5 6,74 200 512 3 11,2076 DoR+3200 131 Pletrum 4 36 77 24 13.4 2 5 6,702 200 64 3 11,2076 DoR+3200 123 Pletrum 48 32 64 2.6 3,40 2 5 3,500 200 64 3 11,2076 DoR+3200 120 Pletrum 48 32 64 2.0 3,404 2.05 3,404 2.05 13.1 13.10,476 DoR+3200 130 Fletrum 4.3 1.6 7.0 2.1 3.4 2.5 3,450 2.05 64 3 11.2076 DoR+3200 130 Godd 2.0 3.1</td></td>	3 3 7 38 76 2.6 7.7 2 5.77 136 Platimum 57 38 76 2.4 1.14 2 5.92 131 Platimum 54 36 77 2.4 1.14 2 5.92 132 Platimum 48 32 64 2.6 3.14 2 5.359 132 Platimum 48 32 64 2.6 3.14 2 5.359 136 Platimum 48 32 64 2.0 3.4 2 6.4 136 Platimum 48 32 64 2.0 3.4 2 6.4 136 Platimum 48 36 7.2 2.1 3.5 2 6.4 136 fodd 42 2.8 3.6 3.6 2 2 3.6 3.7 2 2 3.6 2 2 3.2 3.7 3.5	307 Platinum 97 38 76 2.6 9.7 2 5 6.7.4 200 131 166 Platinum 54 30 76 2.4 3.14 2 5 6.7.2 200 131 Platinum 54 30 72 2.4 3.5 2 5 3.500 230 132 Platinum 48 32 64 2.6 3.4 2 5 3.550 230 130 Platinum 48 32 64 2.0 3.4 2 5 3.650 2.0 3.65 1.6 4.046 2.0 3.4 2 5 3.65 1.6 2.5 3.50 2.0 3.5 3.0 2 5 3.00 2.0 3.5 3.0 2 3.0 2.5 3.5 2 3.0 2.0 3.0 2 3.0 2.0 3.0 2.0 3.0 2.0 3.0 2.0 3	5 17 18 76 1.6 1.7 2.8 5.6,74 270 512 111 166 Pletinum 57 18 76 2.4 14 2 5.6,741 270 512 131 Pletinum 57 18 76 2.4 1.8 2 5.6,741 270 512 131 Pletinum 48 12 64 2.6 1.4 2 5.950 260 64 120 Pletinum 48 12 64 2.2 1.4 2 5.950 260 64 120 Pletinum 48 12 64 2.2 1.4 2 5.458 205 64 110 Gold 18 76 1.6 6.6 2 5 1.46 2.0 1.4 2.5 1.468 205 64 110 Gold 48 12 1.4 1.4 2.4 1.4 2.5	b D7 Patterner D2 D2 D3 D2 D3 D2 D3 D2 D3 D3 <td>5 17 18 76 1.6 1.7 2.5 6.7.8 2.0 5.0.7.7 13 10.207/r 116 Pletrum 57 8 76 2.4 3.4 2 8.6.7.8 200 51.2 3 11.207/r 131 Pletrum 57 8 77 2.4 3.4 2 8.6.7.92 200 64 3 11.207/r 132 Pletrum 48 32 64 2.6 3.4 2 8.4.590 200 64 3 11.207/r 120 Pletrum 48 32 64 2.2 3.4 2 8.4.590 200 64 3 11.207/r 130 Fletrum 48 32 64 2.2 1.4 2 8 4.560 64 3 11.207/r 130 Fletrum 48 36 72 2.6 3.2 2 4.45 2.6 3.2 3.450 2.6</td> <td>5 17 18 76 16 17 25 6,74 200 512 3 11,2076 DoR+3200 166 Pletrum 57 8 76 24 14 2 5 6,74 200 512 3 11,2076 DoR+3200 131 Pletrum 4 36 77 24 13.4 2 5 6,702 200 64 3 11,2076 DoR+3200 123 Pletrum 48 32 64 2.6 3,40 2 5 3,500 200 64 3 11,2076 DoR+3200 120 Pletrum 48 32 64 2.0 3,404 2.05 3,404 2.05 13.1 13.10,476 DoR+3200 130 Fletrum 4.3 1.6 7.0 2.1 3.4 2.5 3,450 2.05 64 3 11.2076 DoR+3200 130 Godd 2.0 3.1</td>	5 17 18 76 1.6 1.7 2.5 6.7.8 2.0 5.0.7.7 13 10.207/r 116 Pletrum 57 8 76 2.4 3.4 2 8.6.7.8 200 51.2 3 11.207/r 131 Pletrum 57 8 77 2.4 3.4 2 8.6.7.92 200 64 3 11.207/r 132 Pletrum 48 32 64 2.6 3.4 2 8.4.590 200 64 3 11.207/r 120 Pletrum 48 32 64 2.2 3.4 2 8.4.590 200 64 3 11.207/r 130 Fletrum 48 32 64 2.2 1.4 2 8 4.560 64 3 11.207/r 130 Fletrum 48 36 72 2.6 3.2 2 4.45 2.6 3.2 3.450 2.6	5 17 18 76 16 17 25 6,74 200 512 3 11,2076 DoR+3200 166 Pletrum 57 8 76 24 14 2 5 6,74 200 512 3 11,2076 DoR+3200 131 Pletrum 4 36 77 24 13.4 2 5 6,702 200 64 3 11,2076 DoR+3200 123 Pletrum 48 32 64 2.6 3,40 2 5 3,500 200 64 3 11,2076 DoR+3200 120 Pletrum 48 32 64 2.0 3,404 2.05 3,404 2.05 13.1 13.10,476 DoR+3200 130 Fletrum 4.3 1.6 7.0 2.1 3.4 2.5 3,450 2.05 64 3 11.2076 DoR+3200 130 Godd 2.0 3.1



Power

0.01

TUDelft

1

10 100 Performance (petaFlops/sec)

The hardest is to develop high-density, high-efficiency, low-latency, cryogenic memory

ning

100

0.01

1000

NORTHROP GRUMMAN

IEEE Trans. Appl. Supercond. vol. 23, 1701610, 2013

NORTHROP GRUMMAN

Raytheon

BBN Technologies

300

solution is easy to verify

rúDelft

• number of compute steps grows exponentially with problem size

IBM

NORTHROP GRUMMAN

NORTHROP GRUMMAN

Raytheon

BBN Technologies


• Quantum computing also leads to a better understanding of quantum physics.


Programming

Memory

- Extend Hierarchy with another layer between DRAM and HardDisk • SSD/FLASH layer
- Extend / Replace DRAM to non-volatile memory

Technology	latency	slow down
DRAM	20 - 50 Nanoseconds	1X
NVM (MRAM, other new technologies)	5 - 3000 nanoseconds	1/4X - 60X
SSD (NAND flash)	20,000 - 40,000 nanoseconds	1000X - 8000X
Magnetic disk	3,000,000 - 6,000,000 nanoseconds	150,000X - 1,200,000X







<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>





Advise for programmers		
Get ready for multi-core		
to be continued		
TUDelft 307		



IO interface and hardware	
 Ĵu Delft 308	
TUDelft 308	







Exercise 2: Memory hierarchy

- Measuring the memory bandwidth of your computer.
- On your git clone: cd HPCourse/LoadStore
- Check the README for instructions.
- The program produces an ASCII output file which contains the result.
- Results can be plotted with gnuplot, (set style data linespoints)
- Sent interesting results (ASCII files) to janth@xs4all.nl

tuDelft

